

Errata

This errata sheet is for MB91101 Series Hardware Manual Rev.2 (CM71-10102-2E)

FR60
32-BIT MICROCONTROLLER
MB91101 Series
HARDWARE MANUAL

2008.9.2

: Corrected part

Updated	Page	Item	Description
9/2	-	-	See the following page for details.



Corrections of Hardware Manual

MB91101 -

HM91101_add_V101

© Fujitsu Microelectronics Europe GmbH

Addendum, MB91101 Hardware Manual (CM71-10102-2E)

This is the Addendum for the Hardware Manual CM71-10102-2E of the MB91101 microcontroller series. It describes all known discrepancies of the MB91101 microcontroller series Hardware Manual.

Ref. Number (Text Link)	Date dd.mm.yy	Version No.	Chapter/Page	Description/Correction
HWM91101001	13.06.00	V1.00	Chapter 6.2	UTimer Control Register. Bits defined vice versa
HWM91101002	28.06.00	V1.00	Chapter 13.3	SSR, writing '1' to the REC bit has no effect
HWM91101003	28.06.00	V1.00	Chapter 5.3	DDR, All the register name have to be changed into DDR
HWM91101004	28.06.00	V1.00	Chapter 14.3	DATCR, Initial value is XXX0X0X0H
HWM91101005	17.06.01	V1.01	Chapter 4.0	Address range is 0x01:0000 to 0x05:FFFF

HWM91101001

Chapter 6.2 Utimer control register

Bit 4 UTIE (UTimer Interrupt Enable)
1 = Enabled
0 = Disabled (Initial value)

HWM91101002

Chapter 13.3 SSR Register

Bit 2 REC (Receive Error Clear)

Writing '1' to this bit has no effect.

HWM91101003

Chapter 5.3 Data Direction Register (DDR's)

All the register name have to be changed into DDR.

HWM91101004

Chapter 14.4 DMAC Pin Control Register (DATCR)

Initial value is XXX0X0X0H.

HWM91101005

Chapter 4.3 Bus interface Area

The address range that cannot be accessed form CS0 after reset is
0x01:0000 to 0x05:FFFF